SCALABLE LOGIC BIST DESIGN AND ANALYSIS FOR ENHANCED TESTING OF COMBINATIONAL CIRCUITS
The paper introduces a scalable Logic Built-In Self-Test (BIST) approach for combinational circuits, utilizing a Bit Swapping Linear Feedback Shift Register (BS-LFSR) as the test pattern generator. Unlike conventional Linear Feedback Shift Registers (LFSRs) that lead to increased dynamic power dissi...
Saved in:
Main Authors: | Suhas Shirol, Rajashekhar Shettar, Ramakrishna S, Vijay H M |
---|---|
Format: | Article |
Language: | English |
Published: |
University of Kragujevac
2025-06-01
|
Series: | Proceedings on Engineering Sciences |
Subjects: | |
Online Access: | https://pesjournal.net/journal/v7-n2/69.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Using permutation function and the Bank of LFSR's in pseudo random generator keys
by: Ali Khalil Salih
Published: (2023-02-01) -
Stochastic Non-Linear Pseudo-Random Sequence Generator
by: Baghdad Science Journal
Published: (2010-06-01) -
DA-FIS: A high-speed dynamic adaptive fault injection server framework for reliable FPGA-based embedded systems
by: Fatimah Alhayan, et al.
Published: (2025-07-01) -
Türkiye'de Finansal Esneklik ve Yatırım Verimliliği: Borsa İstanbul BIST Temettü Endeksi Şirketleri Üzerine Bir İnceleme
by: Emine Karaçayır
Published: (2025-07-01) -
Application of the Altman Z’’ Score Model in Forecasting the Financial Position of BIST Companies
by: İ. E. Göktürk, et al.
Published: (2023-05-01)