Research of a carry chain TDC and its tap method
A time to digital converter(TDC) is implemented using carry chains in Xilinx Kinex-7 FPGA. FPGA-TDC is calibrated bin-by-bin through the code density calibration method. In the calibration process, it is found that different carry chain tap modes will lead to different code widths and nonlinearity o...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | Chinese |
| Published: |
National Computer System Engineering Research Institute of China
2022-04-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000148319 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|