Applying SOFM and Its FPGA Implementation on Event Processing of PET Block Detector
None
I tiakina i:
| Kaituhi matua: | Hu, Dongming |
|---|---|
| Hōputu: | Tāhiko Wāhanga pukapuka |
| Reo: | Ingarihi |
| I whakaputaina: |
IntechOpen
2011
|
| Ngā marau: | |
| Urunga tuihono: | https://www.intechopen.com/chapters/13322 |
| Tags: |
Tāpirihia he Tūtohu
No Tags, Be the first to tag this record!
|
Ngā tūemi rite
-
From Control Design to FPGA Implementation
mā: Müller, Marcus, me ētahi atu.
I whakaputaina: (2012) -
FPGA Implementation for GHA-Based Texture Classification
mā: Lin, Shiow-Jyu, me ētahi atu.
I whakaputaina: (2012) -
An Optimization of 16-Point Discrete Cosine Transform Implemented into a FPGA as a Design for a Spectral First Level Surface Detector Trigger in Extensive Air Shower Experiments
mā: Szadkowski, Zbigniew
I whakaputaina: (2011) -
An FPGA Implementation of HW/SW Codesign Architecture for H.263 Video Coding
mā: Atitallah, A. Ben, me ētahi atu.
I whakaputaina: (2011) -
FPGA Implementation of Inverse Fast Fourier Transform in Orthogonal Frequency Division Multiplexing Systems
mā: Mohammady, Somayeh, me ētahi atu.
I whakaputaina: (2012)


