Compact XOR/XNOR-Based Adders and BNNs Utilizing Drain-Erase Scheme in Ferroelectric FETs
ABSTRACT Compact and energy-efficient computing avenues such as in-memory computing and processing-in-memory (PIM) are being actively explored to address the limitations of the sparse vonNeumann computing systems. The recent advancements in the field of emerging non-volatile memories (e-NVMs), such...
Saved in:
Main Authors: | Musaib Rafiq, Yogesh Singh Chauhan, Shubham Sahay |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10752562/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The adder /
by: Stafford, Peter
Published: (1987) -
Demonstration of Scully–Drühl-type quantum erasers on quantum computers
by: Bo-Hung Chen, et al.
Published: (2025-01-01) -
SiGe-Surrounded Bitline Structure for Enhancing 3D NAND Flash Erase Speed
by: Dohyun Kim, et al.
Published: (2025-07-01) -
Information Encryption in Ghost Imaging With Customized Data Container and XOR Operation
by: Yi Qin, et al.
Published: (2017-01-01) -
Synthesis of parallel adders from if-decision diagrams
by: A. A. Prihozhy
Published: (2020-08-01)