Hardware implementation of RSA encryption algorithm based on pipeline
To address the high cost of implementing long-bits RSA encryption algorithms in hardware, improvements have been made to the traditional radix-4 Montgomery algorithm. Firstly, a Carry-Save Adder (CSA) is introduced to efficiently complete large numbers of addition computations. Optimization is then...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | Chinese |
| Published: |
National Computer System Engineering Research Institute of China
2024-01-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000163443 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | To address the high cost of implementing long-bits RSA encryption algorithms in hardware, improvements have been made to the traditional radix-4 Montgomery algorithm. Firstly, a Carry-Save Adder (CSA) is introduced to efficiently complete large numbers of addition computations. Optimization is then carried out in post-processing to reduce the number of large numbers to be calculated at each Montgomery computation. Finally, a pipelining technique is incorporated into the RSA encryption algorithm for parallel execution, thereby reducing the use of hardware resources. Experimental results on a Xilinx XC7K410T FPGA development board demonstrate that while maintaining encryption speed, the hardware resources used by the improved RSA encryption algorithm are only half of those of the previous parallel structure and can operate at higher frequencies. |
|---|---|
| ISSN: | 0258-7998 |