Design and Enhancing Security Performance of Image Cryptography System Based on Fixed Point Chaotic Maps Stream Ciphers in FPGA
Within this document, a novel system for image cryptography design utilizing fixed-point stream cipher chaotic maps is proposed. The system consists of fixed chaotic maps combined with generated 32-bit Pseudo Number (PN) all implemented using Field Programmable Gate Arrays (FPGA) through the Xilinx...
Saved in:
Main Authors: | Ahmed Amir Salih, Zaid Abdulsattar Abdulrazaq, Harith Ghanim Ayoub |
---|---|
Format: | Article |
Language: | English |
Published: |
University of Baghdad, College of Science for Women
2024-05-01
|
Series: | مجلة بغداد للعلوم |
Subjects: | |
Online Access: | https://bsj.uobaghdad.edu.iq/index.php/BSJ/article/view/10521 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Efficient AES-XTS Pipelined Implementation on FPGA
by: Shakil Ahmed, et al.
Published: (2014-12-01) -
Enhanced Hill Cipher Encryption Using Chaotic Logistic Maps for Improved Security and Key Randomness
by: Doaa Khalaf, et al.
Published: (2025-09-01) -
Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01) -
On improved image encryption scheme based on chaotic map lattices
by: K. JASTRZĘBSKI, et al.
Published: (2014-09-01) -
Next-generation ECC processor on FPGA: Leveraging Koblitz curves for enhanced performance
by: Tung Nguyen, et al.
Published: (2025-09-01)