Design and investigation of a delay controlled ALU employing FinFET& CNTFET technologies
The Arithmetic and Logic Unit (ALU) is a crucial logical element of real-time semiconductor devices. Conventional ALUs that are built using Complementary Metal Oxide Semiconductor (CMOS) technology exhibit increased power usage and processing delays. This investigation intends to develop a delay-con...
Saved in:
Main Authors: | Ch JayaPrakash, Ashok Battula, SurendraBabu Velagaleti |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2025-09-01
|
Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2772671125001585 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance and Reliability Assessment of Schottky Complementary Multi-FinFET Inverter for Advanced Scaling Nodes
by: Shalini Virumandi, et al.
Published: (2025-01-01) -
Cryogenic Performance and Modeling of Sub-5nm Fin-Width Bulk FinFETs for Quantum Computing Applications
by: Deepesh Sharma, et al.
Published: (2025-01-01) -
Investigating Self-Heating Effects in Ferroelectric FinFETs for Reliable In-Memory Computing
by: Swati Deshwal, et al.
Published: (2025-01-01) -
Fabrication and Characterization of Ga2O3 FinFETs on Patterned Silicon Substrate
by: Hadi Ebrahimi‐Darkhaneh, et al.
Published: (2025-07-01) -
A Neural Network Approach for Parameterizations of Hot Carrier Degradation Models
by: Cong Shen, et al.
Published: (2025-01-01)