Text this: Architecture of the discrete sosine transformation processor for image compression systems on the losless-to-lossy circuit